Common Fallacies about Multivalued Circuits
Asian Journal of Research in Computer Science,
For more than 60 years, many ternary or quaternary circuits have been proposed based on similar assumptions. We successively examine four of these assumptions and demonstrate that they are wrong. The fundamental reason for which m-valued combinational circuits are more complicated than the corresponding binary ones is explained. M-valued flash memories are used in USB devices because access times in not critical and a trade-off is possible between access time and chip area. If m-valued circuits are reduced to a very small niche in the binary world with semi-conductor technologies, there is a significant exception: quantum devices and computers are a true breakthrough as qbits are intrinsically multivalued. Successful m-valued circuits need m-valued devices as qbits.
- CNTFET technology
- ternary computer
- CMOS technologies
- m-valued circuits
- quantum devices
- multivalued circuits
- multiple-valued logic
How to Cite
Hurst SL. Multiple-Valued Logic - Its Status and Its Future. IEEE Trans. on Computers. December 1984;C-33(12). Rezaie S, Mirzaee RF, Navi K, Hashemipour
O. New dynamic ternary minimum and maximum circuits with reduced switching activity and without any additional voltage sources. Int. J. High Performance Systems Architecture. 2015;5(3).
Shahangian M, Hosseini SA, Pishgar Komleh SH. Design of a multi-digit Binary- to-Ternary converters based on CNTFETs. Circuits, Systems and Signal Processing. Available:https://doi.org/10.1007/s00034- 018-0977-3
Zhao W, Prenat G. Spintronics-based computing. Book Springer; 2015. Available:https://link.springer.com/book/ 10.1007
Hills G, et al. Understanding energy efficiency benefits of Carbon nanotube
field-effect transistors for digital VLSI. IEEE Transactions on Nanotechnology. 2018;17(6):1259-1269. DOI: 10.1109/TNANO.2018.2871841
Sandhie ZT, Patel JA, Ahmed FU, Chowdhury MH. Investigation of multiple- valued logic technologies for Beyond-binary Era. ACM Computing Surveys. January 2021; Article No.: 16. Available:https://doi.org/10.1145/3431230
Sharifi F, et al. Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach., Microelectronic. J; 2015. Available:http://dx.doi.org/10;1016/j.mejo. 2015.09;018
Etiemble D. Best implementations of quaternary adders. Available:https://arxiv.org/abs/2005.02206
Moaiyeri MH, Navi K, Hashemipour O. Design and evaluation of CNFET-Based quaternary circuits. Circuits Syst Signal Process. 2012;31:1631-1652. DOI: 10.1007/s00034-012-9413-2
Roosta E, Hosseiny SA. A novel multiplexer-based quaternary full adder in nanoelectronics. Circuits, Systems and Signal Processing. Available:https://doi.org/10.1007/s00034- 019-01039-8
Huang J, Zhu M, Gupta P, Yang S, Rubin SM, Garret G, He J. A CAD tool for design and analysis of CNFET. 2010 IEEE international Conference on Electron Devices and Solid State Circuits. DOI: 10.1109/EDSSC.2010.5713735
Mirzaee RF, Navi K, Bagherzadeh N. High-efficient circuits for ternary addition. Hindawi Publishing Corporation, VLSI Design. 2014;2014:15, Article ID 534587. Available:http://dx.doi.org/10.1155/2014/ 534587
Das D, Banerjee A, Prasad V. Design of ternary logic circuits using CNTFET. 2018 International Symposium on Devices, Circuits and Systems (ISDCS), Howrah, India. 2018;1-6. DOI: 10.1109/ISDCS.2018.8379661
Aljaam JM, Jaber RA, Al-Maadeed SA. Novel ternary adder and multiplier designs without using decoders and encoders. IEEE. Access April 2021.
Etiemble D. TTL circuits for a 4-valued bus: A way to reduce package and interconnections. Proceedings of the Eighth International Symposium on Multiple-valued Logic. 1978;7-13. Universal Serial Bus 3.0. Available:https://en.wikipedia.org/wiki/ USB 3.0
PCI, Peripheral Component Interconnect Express. Available:https://en.wikipedia.org/wiki/ PCI Express XAUI, 10-Gbit Attachment-Unit Interface. Available:https://en.wikipedia.org/wiki/XAUI InfiniBand. Available:https://en.wikipedia.org/wiki/ InfiniBand RapidIO. Available:https://en.wikipedia.org/wiki/ RapidIO
SATA, Serial Advanced-Technology Attachment. Available:https://en.wikipedia.org/wiki/ Serial ATA NVlink. Available:https://en.wikichip.org/wiki/ nvidia/nvlink
Park H, Afzali A, Han SJ, et al. High-density integration of carbon nanotubes via chemical self-assembly. Nature Nanotech. 2012;7:787791. Available:https://doi.org/10.1038/ nnano.2012.189 Available:https://www.ibm.com/blogs/ research/2017/07/cnt-breakthroughs/
Shulaker MM, Hills G, Patil N, Wei H, Chen HY, Philip Wong HS, Mitra S. Carbon nanotube computer. Nature. 26 September 2013;501. DOI: 10.1038/nature12502
Hills G, Lau C, Wright A, et al. Modern microprocessor built from complementary carbon nanotube transistors. Nature. 2019;572:595602. DOI: 10.1038/s41586-019-1493-8
Pollack F. New microarchitecture challenges in the coming generations of CMOS process technologies. Intel Corp. Micro32 conference key note - 1999. Available:https://www.intel.fr/content/www/ fr/fr/silicon-innovations/revolutionary-22nm- transistor-technology-presentation.html
Deshpande V. Scaling beyond moore: Single Electron transistor and single atom transistor integration on CMOS. Ph.D Universite´ de Grenoble; 2012. Available:https://tel.archives-ouvertes.fr/tel- 00813508/document
Degawa K, Aoki T, Higuhi T, Inokawa H, Takahashi Y. A single electron transistor logic gate family for binary, multivalued and mixed-mode logic. IEICE Trans. Electron. November 2004;E87-C(11).
Bhattacharjee D, Kim W, Chattopadhyay A, Waser R, Rana V. Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devices. Scientific Reports. 2018;8, Article number: 8. Available:https://doi.org/10.1038/s41598- 017-18329-3
IBM Unveils World’s First 2 Nanometer Chip Technology, Opening a New Frontier for Semiconductors. Available:https://newsroom.ibm.com/2021- 05-06-IBM-Unveils-Worlds-First-2- Nanometer-Chip-Technology,-Opening- a-New-Frontier-for-Semiconductors
Etiemble D. Why M-Valued Circuits are restricted to a Small Niche. Journal of Multiple Valued Logic and Soft Computing. 2003;9(1).
VLSI Technology Standard Cell Library, January 2008. Available:http://www.vlsitechnology.org/ html/cells/wsclib013/ha2.html
Gulak G. A review of multiple-valued memory technology. Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic, Fukuoka. 1998;222- 231.
Aoki M, et al. A 16-level/Cell Dynamic Memory., IEEE J. Solid State Circuits. April 1987;SC-22(2):297-299.
Sugibayashi T, Naritake I, Utsugi A, et al. A 1 Gb DRAM for file application. ISSCC Digest of Technical Papers. 1995;254-255.
Murotani T, et al. A 4-level Storage 4Gb DRAM. ISSCC Digest of Technical Papers. 1997;74-75.
Bauer J, et al. A multilevel-Cell 32Mb Flash Memory. ISSCC Digest of Technical Papers. Feb. 1995;132-133.
Jung T, et al. A 3.3 V 128 Mb Multi-level flash memory for mass storage applications. ISSCC Digest of Technical Papers. Feb. 1996;32-33.
Abstract View: 85 times
PDF Download: 35 times